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Abstract—This paper presents a mathematical analysis of the
power spectral density of the output of a nonlinear block driven
by a digital delta–sigma modulator. The nonlinearity is a memo-
ryless third-order polynomial with real coefficients. The analysis
yields expressions that predict the noise floor caused by the nonlin-
earity when the input is constant.
Index Terms—Digital-to-analog converters, fractional- fre-
quency synthesizer, digital delta–sigma modulator (DDSM).
I. INTRODUCTION
T HE focus of research into improving the spectral per-formance of digital delta–sigma modulators (DDSMs)
has been on ensuring that their output spectra do not contain
undesirable (spurious) tones resulting from insufficient ran-
domization and/or short cycles [1]–[17]. One normally assumes
that the quantizer error introduced in a DDSM is white and
independent of the input signal. If the white noise assumption
holds, the output has a shaped spectrum that pushes the quan-
tizer noise gently toward high frequencies, without generating
spurious tones [1].
When a DDSM is used in a mixed-signal system, such as a
fractional- synthesizer, its output spectrum can be distorted
due to the nonlinearity of the subsequent stages [2], [18]–[21].
As shown in Fig. 1, distortion can appear in the output spectrum
in the following ways:
1) harmonic tones when an ac input is applied;
2) elevated noise floor;
3) spurious tones.
Note that the spurious tones previously specified are typically
due to the effect of the nonlinearity; the reader should differ-
entiate between these tones and those that are inherent in the
output of the DDSM itself [21]. Even if the modulator has an
ideal smooth output spectrum, the distortion effects previously
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Fig. 1. DDSM, followed by a memoryless nonlinearity. The spectrum of the
DDSM’s output is distorted after it is applied to the nonlinearity.
described can appear in the final output after the DDSM output
signal passes through a subsequent nonlinearity [2], [19]–[21].
The spurs and the noise floor generated by the nonlinearity
eventually degrade the performance of the synthesizer that uses
the DDSM by decreasing the spurious-free dynamic range [22]
and increasing the inband noise floor of the phase noise [2],
respectively.
Swaminathan et al. [21] addressed the problem of spurious
tones by proposing a digital requantizer that does not generate
spurious tones after nonlinear distortion. It borrows ideas
from dc-free codes [23], [24] and dynamic-element-matching
tree-structured encoders [25], [26]. A set of quantization error
signals is generated by design, so that the spectra of the total
quantization error and its running sum do not contain spurious
tones when applied to a memoryless truncated power series. The
quantizer then implements first-order noise shaping without
the use of a DDSM. This quantizer has been incorporated in
a fractional- frequency synthesizer [22] to demonstrate the
concept. Although this technique minimizes the production of
spurious tones, it does not address the problem of the elevated
noise floor caused by the nonlinearity. Additional research is
required to understand and correct the effects of nonlinearity.
In this paper, we consider the elevated noise floor. As in [21]
and [22], the nonlinearity is assumed to be memoryless, and it
can be represented by a polynomial with real coefficients cor-
responding to a truncated Taylor series. In this paper, the same
truncated memoryless polynomial [21], [22] (of order three) is
considered.
We describe only one step in understanding the effect of the
prescribed memoryless nonlinearity on the DDSM spectrum,
particularly predicting the elevated noise floor; further work is
still needed to address the problem of spurious tones.
In order to approximate the power spectral density (PSD)
of the output spectrum after distortion, a simple model of
the DDSM is assumed, and results from previous work [27],
[28]–[30] (particularly [27]) related to the theory of stochastic
random processes are exploited. In the context of contin-
uous-time Delta-Sigma Modulators (CT DSMs), Sankar and
1549-8328/$26.00 © 2010 IEEE
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Fig. 2. PSD of a MASH 1-1-1 DDSM for the two cases of (i) without and
(ii) with a nonlinear block. The nonlinearity is a polynomial of order five with
arbitrarily chosen coefficients     ,     ,     ,    
,     , and     .
Pavan use the same method of analysis to predict the noise floor
caused by the nonlinearity in the first integrator in a class of CT
DSMs [31]. In Section II, a simplified model is described. In
Section III, the analysis is explained. In Section IV, simulation
results are presented to illustrate the analysis.
II. BACKGROUND AND SIMPLIFIED MODEL
A. Simulation Example
In this section, we illustrate by simulation the generation of
spurs and the elevated noise floor.
A third-order Multi stAge noise SHaping (MASH) DDSM of
type 1-1-1 [32] with a constant input was simulated with and
without a subsequent nonlinearity. In Fig. 2, the PSD [see plot
(i)] of the DDSM output signal is plotted. A first-order-shaped
least significant bit (LSB) dithering signal [4] has been added
to the input in order to randomize the modulator output signal.
The spectrum contains a dc term corresponding to the input
and a shaped spectrum corresponding to the shaped quantiza-
tion noise. Note that the spectrum of the quantization noise has
been attenuated at low frequencies and amplified at high fre-
quencies due to the noise-shaping property of the modulator.
In a fractional- frequency synthesizer application, the spec-
trum can be distorted due to nonlinearities originating in the
phase frequency detector and the charge pump [33]. In [21],
the nonlinearity in the path of the quantization noise in a frac-
tional- synthesizer [34] has been modeled as a polynomial of
order five, i.e.,
(1)
In order to illustrate the distortion resulting from such a non-
linearity, the output of the modulator taking integer values in
the range has been applied to a fifth-order
polynomial with arbitrarily chosen coefficients: ,
, , , , and
Fig. 3. Simplified model of a DDSM with         and
	   , cascaded with a memoryless output nonlinearity . 
represents the input to the DDSM, and  denotes the quantizer error.
. The resulting spectrum is shown in plot (ii) in
Fig. 2. The distortion manifests itself as an elevated noise floor
(at dB in this case) and some spurious tones above the
noise floor that are not present in the original DDSM spectrum
(i).
B. Simplified Model
In the following, we will calculate the power spectral densi-
ties of DDSMs whose output signals are applied to memoryless
polynomials of order three with constant coefficients. The goal
is to find an expression for the PSD at the output of the nonlinear
block, particularly to determine the noise floor.
In our model, we assume that the quantizer noise is both
wide-sense stationary (WSS) and white. These two conditions
are not automatically valid in DDSMs. However, recent theo-
retical work by Pamarti et al. shows that LSB dithering can be
used in two classes of modulators, i.e., single-quantizer (SQ)
and MASH DDSMs [4], [6], to ensure asymptotically that the
quantization noise has the following properties:
1) uniform distribution in the range , where
is the step size of the quantizer and QNOB
is the number of bits in the quantizer;
2) constant mean;
3) autocorrelation function , where
.
If the mean is constant and the autocorrelation function is a
function of the delay between the two time stamps, then can
be assumed to be WSS [35]. In addition, the assumption that
results in a white spectrum. Although the
white noise assumption will allow us to predict the level of the
noise floor, it will not permit the prediction of spurs.
In this paper, LSB dithering is applied, and we consider the
DDSMs described in [4] and [6], so that we can asymptotically
assume that the quantizer noise is WSS. We will use Price’s
theorem [27], from the theory of stochastic random processes,
to develop closed-form expressions for the noise floor.
With the aforementioned assumptions, a model can be built
for the DDSM, as shown in Fig. 3. The noise source modeling
the quantizer noise and an input signal1 modeling the DDSM
input are applied to the system.
The input is applied to a filter
that represents the noise transfer function of the modulator. The
output of the filter is added to the input signal , assuming
an all-pass signal transfer function , and the re-
sulting signal is applied to the polynomial function
, which models the nonlinearity that ap-
pears after the DDSM. We will calculate the PSD of the output
of the nonlinear block .
1We consider a constant input.
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Fig. 4. Normalized autocorrelation function of the output of the filter.
The PSD of with this simplified model is well known in
the literature [1]. It has two components: 1) a component corre-
sponding to the constant input and 2) the shaped power spec-
trum of , i.e., , where
is the variance of .
III. ANALYSIS
To determine the PSD of the output , the autocorrelation
function at the input of the nonlinear block is required, because
Price’s theorem relates the autocorrelation functions at the input
and output of a memoryless nonlinear function, whose input is
a Gaussian process.
To simplify the computation and to make the result more
useful in practice, we have assumed that the DDSM output is
WSS. This ensures that the process at the output of the nonlin-
earity is also WSS. Note, however, that this is just an assump-
tion; it is not a requirement of Price’s theorem. The computation
could also be performed for any nonstationary Gaussian input
and would yield the nonstationary autocorrelation of the output.
For the filter shown in Fig. 3
(2)
The mean of is zero. In order to determine the autocorre-
lation function at the output of the filter, we compute
(3)
After intermediate calculations, one obtains
(4)
which is shown in Fig. 4. In deriving the preceding expression,
we have assumed that . As can be seen from
the figure, the autocorrelation of the shaped error contains seven
nonzero impulses with the specified normalized amplitudes. For
lags greater than three, the autocorrelation is zero. Assuming a
constant input , one can write
(5)
(6)
Next, we calculate the autocorrelation function of the output
of the nonlinear block.
A. Calculating the Autocorrelation Function of the Output of
the Nonlinear Block Using Price’s Theorem
The input–output relationship of the nonlinear block is de-
fined by
(7)
In order to find the output autocorrelation function ,
Price’s theorem [27] is applied. Assuming that the input is
a Gaussian process, this theorem relates the input and output
autocorrelation functions of the nonlinear block as follows:
(8)
where and are two instances of the
input process . The corresponding outputs are and
. and are defined by
(9)
(10)
Starting with (8) and taking the first derivative, we write
(11)
Taking the second derivative gives
(12)
because . Integrating both sides gives
(13)
(14)
Equation (14) implies that is a third-order polynomial in
.
Next, the values of the constants and are determined.
From (13), one can write
(15)
When , then
, and
.
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We consider (15) in the case . The first term in
(15) is calculated as follows:
(16)
After substituting (16) into (15), the following expression is
obtained for :
(17)
To find , one can write
(18)
The preceding equation is examined when .
is calculated as follows:
(19)
After substituting (19) into (18), the following expression is ob-
tained for :
(20)
In (16) and (20), we have used the fact that
, because is assumed to be a zero-mean
Gaussian process [35].
B. Final Computations
Substituting into (14), we obtain,
after intermediate calculations
(21)
where
(22)
Taking the discrete-time Fourier transform of (21) gives its PSD
(23)
Consider the case when there is no nonlinearity after the DDSM.
In this case, , and . Examining this
condition in (23) gives the PSD in the conventional linear case,
i.e., .
Next, consider (23) around , excluding the dc com-
ponent. At low frequencies, close to dc, , and (23),
excluding the dc term, becomes
(24)
which is no longer zero2 when , , . This raises the
low-frequency part of the spectrum. As long as is small, (24)
shows up in the spectrum as a constant offset, as will be con-
firmed by simulation in the next section.
IV. MATLAB SIMULATIONS
In this section, the simplified model is shown in Fig. 3, and
then real SQ and MASH DDSMs are simulated in MATLAB.
The simulation results and predictions from the analysis are
overlaid.
A. Simulation of the Simplified Model and an SQ-DDSM
1) Simplified Model: A white noise signal with a uniform
distribution in the range is generated using the
rand function and applied as the input . Here, ,
where QNOB represents the number of bits of the quantizer.
The “periodogram” method [36], with a Hanning window
of length , was used to generate the PSD using
(25)
Plot (i) in Fig. 5 shows the output PSD with no nonlinearity
( , , and ). In this example, ,
, , , and .
As expected for a third-order modulator with no nonlinearity,
the noise power is spread toward high frequencies with a slope
of 60 dB/dec. The solid curve shows the theoretical prediction
2This expression is zero in the linear case, meaning that the quantizer noise
is rejected around     .
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Fig. 5. PSD of the output of the block diagram shown in Fig. 3 for two cases
of (i) without and (ii) with a third-order nonlinearity, where     ,    
,          .    , 	
   , and     .
The solid curves show the theoretical predictions.
given by , and the gray plot shows the simula-
tion result.
Plot (ii) in Fig. 5 shows the result when the nonlinearity has
the following arbitrarily chosen coefficients: ,
, , and . The noise floor appears
at 64 dB due to the nonlinearity; the simulation matches the
prediction.
2) SQ-DDSM: The block diagram of an SQ-DDSM [6] with
a midtread quantizer is shown in Fig. 6(a). The modulator im-
plements the following signal and noise transfer functions:
In the quantizer, each quantization step is of length
, and the output takes discrete values
from to . An example transfer characteristic
is shown with and .
In the simulation, , and
. The output of the quantizer has been divided
by in order to match the output ranges of the SQ-DDSM and
the model shown in Fig. 3.
The simulations were repeated with the same parameters used
for generating Fig. 5 for the SQ-DDSM modulator shown in
Fig. 6. An LSB dithering signal is added to the input of the
modulator to whiten the quantizer noise [6]. Simulation results
are shown in Fig. 7 for two cases, i.e., (i) without and (ii) with
the polynomial nonlinearity.
Plot (i) is for the case with no nonlinearity. With dithering, the
spectrum is free of spurious tones. Plot (ii) illustrates simulation
results for the case where a nonlinearity is present. As expected,
the noise floor rises, and the mathematical prediction of 64 dB
using the simplified model matches the simulation for the real
SQ-DDSM modulator.
Note that Price’s theorem assumes a Gaussian input. In
Fig. 8(a) and (b), the probability distribution function (pdf) of
the input of the nonlinear block is plotted for the simplified
Fig. 6. (a) Block diagram of a third-order SQ-DDSM. (b) Example transfer
characteristic of a midtread multilevel quantizer with     and  
.
Fig. 7. PSD of the output of the nonlinearity located after the third-order
SQ-DDSM shown in Fig. 6(a) for the two cases of (i) no nonlinearity and (ii)
    ,     ,     , and     . In both cases,
   ,	
   , and     . The dither contribution is also
considered.
and real SQ-DDSM with . The error has a uni-
form distribution by design. After filtering (summations of the
delayed versions of ), the resulting distribution tends toward
Gaussian, due to the central limit theorem [35].
Note that, when the central limit theorem is invoked to ap-
proximate a sum of independent identically distributed (i.i.d.)
random variables by a Gaussian random variable, only a small
number of random variables is needed to obtain a good approxi-
mation of the central part of the Gaussian distribution; it is only
the approximation of the tails that requires a large number of
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Fig. 8. PDF of the input   to the nonlinear block for two cases: (a) simplified model and (b) SQ-DDSM. The solid curves are plotted using the formula of the
Gaussian distribution with the empirical mean of     and a standard deviation of 0.17. The standard deviation is estimated to be 
 
        

 

 
	   	
.
Fig. 9. PSD of the output of the block diagram shown in Fig. 3 for the two
cases of (i) without nonlinearity and (ii) with third-order nonlinearity, where
   			,    	,    		, and    			.   ,  
, and     . The solid curves show the theoretical predictions.
Fig. 10. Block diagram of the EFM used in Fig. 11.
random variables. However, since Price’s theorem concerns the
evaluation of expectations where the contribution of the tails of
probability distributions is small, it is reasonable to employ a
Gaussian approximation for , even though it is a sum of
only four i.i.d. random variables in this example.
Fig. 11. Block diagram of the simulated MASH 1-1-1 DDSM.
Fig. 12. PSD of the output of the simulated MASH 1-1-1 DDSM for the two
cases of (i) without nonlinearity and (ii) with third-order nonlinearity, where
   			,    	,    		, and    			.    ,
   , and     . The solid curves show the theoretical predictions.
B. Simulation of the Simplified Model and a MASH DDSM
1) Simplified Model: In this section, we consider the simpli-
fied model and a third-order MASH 1-1-1 DDSM. The model is
simulated with the following parameters: , ,
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Fig. 13. PDF of the input   to the nonlinear block for two cases: (a) simplified model and (b) MASH DDSM. The solid curves are plotted using the formula of
the Gaussian distribution with a mean of one-half and a standard deviation of 1.35.
and . A white noise signal with a uniform distri-
bution in the range [0 1] was generated using the rand function
and is applied as the input .
Plot (i) in Fig. 9 shows the output PSD with no nonlinearity.
As expected for a third-order modulator with no nonlinearity,
the noise power is spread toward high frequencies with a slope
of 60 dB/dec.
Next, a simulation result is presented when the nonlinearity
has the following arbitrarily chosen coefficients: ,
, , and . The simulation result
is shown in plot (ii) in Fig. 9. The noise floor appears at 18 dB
due to the nonlinearity; the simulation matches the prediction.
Next, we present simulation results for a real MASH 1-1-1.
2) MASH: The block diagram of the simulated third-order
MASH DDSM is shown in Fig. 10. It consists of three
first-order error feedback modulators (EFMs) of the type shown
in Fig. 11. The 1-bit quantizer in the EFM implements the
following operation:
(26)
where is the step size of the quantizer.
The modulator is simulated with the following parameters:
, , and . An LSB dithering
signal is added to the input of the modulator to whiten the quan-
tizer noise [4]. The resulting spectra for two cases of (i) without
and (ii) with a subsequent nonlinearity are shown in Fig. 12.
Plot (i) is for the case with no nonlinearity. With dithering, the
spectrum is free of spurious tones. Plot (ii) illustrates simulation
results for the case where a nonlinearity is present. As expected,
the noise floor rises to 18 dB, and the mathematical prediction
using the simplified model matches the simulation for the real
MASH modulator.
In Fig. 13, the pdf of the input signal applied to the non-
linearity is plotted for the simplified model and the real MASH
Fig. 14. PSD of the output of the nonlinearity located after the third-order
SQ-DDSM shown in Fig. 6(a) for two cases: (i) no nonlinearity and (ii)   
,   ,    ,and     .
In both cases,    , 	
   , and     . The dither con-
tribution is also considered.
DDSM. In both cases, a Gaussian can be fitted with distributions
plotted from the simulation.
The simulations were repeated with the coefficients given in
[21]; the analysis correctly predicts the noise floor. Note that
averaging could be used to reduce the variance of the simulated
result and, thereby, bring it closer to the prediction.
The simulations were repeated for both types of modulators
for smaller levels of nonlinearity. In the case of the SQ-DDSM,
the following parameters were used: ,
, , ,
, , and . In addition, for the MASH
DDSM, the following parameters were used: ,
, , ,
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Fig. 15. PSD of the output of the simulated MASH 1-1-1 DDSM for the two
cases of (i) without nonlinearity and (ii) with third-order nonlinearity, where
    ,     ,      , and      .
  ,	   , and     . The solid curves show the theoret-
ical predictions.
, , and . The results are shown in
Figs. 14 and 15. The simulation and analysis results match, as
expected.
V. CONCLUSION
In this paper, we have used Price’s theorem to analyze the ef-
fects of a memoryless polynomial nonlinearity on the PSD of a
DDSM. As observed in the literature, distortion after the DDSM
causes the generation of harmonic and spurious tones, as well as
raising the noise floor. The principal contribution of this paper
is to predict the level of the noise floor when a constant input
is applied. The analysis has assumed a noise transfer function
of order three and a memoryless third-order polynomial non-
linearity. The analysis has accurately predicted the noise floor
when the input to the nonlinearity has a Gaussian distribution.
A similar approach can be used for higher order polynomials
although the algebra becomes more involved.
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